

MICROCOPY RESOLUTION TEST CHART NATIONAL BUREAU OF STANDARDS 1963 A



AD-A191 912

UNCLASS
SECURITY CLASSIFICATION OF THIS PAGE

OTTE FILE COPY

R	EPORT DOCUME	NTATION PAG	3E		
14 REPORT SECURITY CLASSIFICATION		16. RESTRICTIVE MARKINGS			
UNCLASSIFIED 2a. SECURITY CLASSIFICATION AUTHORITY		3 DISTRIBUTION/AVAILABILITY OF REPORT			
2b. DECLASSIFICATION/DOWNGRADING SCHEDULE		Approved for public release; distribution is unlimited.			
4. PERFORMING ORGANIZATION REPORT NUMBER(S)		5. MONITORING ORGANIZATION REPORT NUMBER(S)			
NOSC					
6a NAME OF PERFORMING ORGANIZATION	6b. OFFICE SYMBOL (if applicable)	78 NAME OF MONITORING ORGANIZATION			
Naval Ocean Systems Center	NOSC	Naval Ocean Systems Center			
&c ADDRESS (City, State and ZIP Code)		7b. ADDRESS (City. State and ZIP Code)			
San Diego, CA 92152-5000		San Diego, CA 92152-5000			
8e. NAME OF FUNDING: SPONSORING ORGANIZATION	8b OFFICE SYMBOL (if applicable)	9 PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER			
Defense Advanced Research Projects Agency	DARPA				
8c. ADDRESS (City, State and ZIP Code)		10. SOURCE OF FUNDING NUMBERS			
- 440 Tim - Tr		PROGRAM ELEMENT NO	PROJECT NO	TASK NO	AGENCY ACCESSION NO
1400 Wilson Blvd Arlington, VA 22209		63220C	SX47	DARPA	DN305 133
11 TITLE (include Security Classification)					
High-Speed Systolic Array Testbed					
12 PERSONAL AUTHOR(S)					
J.P. Loughlin					
Presentation/Speech 13b. Time COVERED Nov 1986 FROM TO		6 October 1987			
16. SUPPLEMENTARY NOTATION					CIL
				MAR 2	1 1988
17 COSATI CODES	18 SUBJECT TERMS (Continue	on reverse if necessary and idea	ntify by block number)	-	
FIELD GROUP SUB-GROUP	element		9		
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	numerical stability VLSI	umerical stability			
19 ABSTRACT (Corregous on caverse if necessary and identify his block of					
19 ABS Delign History knd Katlonde. Naval for signal processing applications since the	COUCED! MAR THILDGRE	ea by n.i. Kung	ID 1976. INK	DIGDIV DATAIL	el atchitectiire i
or nearest neighbor data communication wafer scale integration and matrix based s	and repeated process ignal processing algori	ing node structure thms. The succes	e promises a fusful merging o	avorable mar	riage of VLSI
mainematical concepts of eigenvector decor	nposition, single valu	e decomposition.	or orthogonal	factorization	necessitates a
careful study of a large number of archi processing element must be addressed. Fo	r instance, should bi	t-serial or bit par	allel computat	ion be utiliza	ed.Doesthe [
dynamic range of the candidate application	ns or numerical stab	ility of the algori	thms used rea	uire computa	tions in fixed
point and integer format or the architectingut/output data flow rate and manage	turally more complex ment and the intern	t and slower float al computational	ing point form speed must be	nat. The restudied in	elationship of assessing the
complexity of the processing element.		-	-		
<u> </u>	>				i
	-				
,/					
/					
20 DISTRIBUTION / AVAILABILITY OF ABSTRACT		21 ABSTRACT SECURITY			
UNCLASSIFIED/UNLIMITED SAME AS RPT	OTIC USERS	UNCLASSIFIED			
32P. NAME OF RESPONSIBLE INDIVIDUAL	(619)225-7991	mree C <i>ode</i>)	Code 741	OL.	

DISCLAIMER NOTICE

THIS DOCUMENT IS BEST QUALITY PRACTICABLE. THE COPY FURNISHED TO DTIC CONTAINED A SIGNIFICANT NUMBER OF PAGES WHICH DO NOT REPRODUCE LEGIBLY.

OTIC COPY INEPECTED

HIGH-SPEED SYSTOLIC ARRAY TESTBED

J.P. LOUGHLIN

Signal Processing Branch NAVAL OCEAN SYSTEMS CENTER San Diego, California 92152

Que fair

Acces	sion For
NTIS	GRA&I
DTIC	TAB 🛅
1	ounced \Box
Justi	floation
By	ibution/
	lability Codes
	Avail and/or
Dist	Special
	1
M /	12
H-1	201

Design History And Rationale

Ocean Systems Center has Naval investigated the potential of the systolic architecture for signal processing applications since the concept was introduced by H.T. Kung in 1978. This highly parallel architecture of nearest neighbor data communication and repeated processing node structure promises a favorable marriage of VLSI wafer scale integration and matrix based signal processing algorithms. The successful merging of the technology with the mathmatical concepts of eigenvector decomposition, single value decomposition, or orthogonal factorization necessitates a study of a large number of ural issues. Functional factors architectural issues. associated with the design of a systolic processing element must be addressed. For instance, should bit-serial or parallel computation be utilized. should bit-serial or bit Done dynamic range of the candidate applications or numerical stability of the algorithms used require computations in fixed point and integer format or the architecturally more complex and slower floating point format. The relationship of input/output data flow rate and management and the internal computational speed must be studied in assessing the complexity of the processing element.

Design factors bearing on the type of systolic architecture used are also derived from the need to fully utilize each processing elements in the array. The number of elements, the interconnection scheme, the amount of local or global program intelligence must be established with consideration of the algorithm(s) to be mapped onto the architecture.

Initial work performed at NOSC2 resulted in an 8 X 8 systolic array testbed and development software to aid in the subsequent algorithm mapping efforts. The array was built from off-the-shelf microprocessor based processor componentry. The architecture was very flexible and programmable and served as a good platform to address the design issues

described earlier. The limited data input/output throughput structure and moderate clock speed of this testbed limited its usefulness for real-time signal processing applications.

NOSC is presently investigating the application of systolic architectures to adaptive beamforming. Using derived from the original background testbed investigations and the performance requirements associated with a chosen beamforming algorithm, a second generation systolic array processor has been designed and built. A description of the algorithm, a special version of the modified Gram-Schmidt orthogonalizer, and its intended real-time adaptive bearmforming application is beyond the scope of this paper. The architectural requirments imposed on the systolic array by the anticipated algorithm to be mapped, however, will be described here.

Testbed Architectural Features

The systolic array testbed system , figure 1, is composed of 16 Arithmetic Processing Modules (APM), 4 Input/Output Modules




Figure 1 Systolic Testbed System

J. C. Fips

(IOM), a System Control Module (SCM), and the system host control computer (an IBM-AT for this initial configuration). The 16 APM's are systolically connected via orthogonal 40-bit bi-directional parallel data buses to adjacent APM's or to an IOM on each of the boundaries of the 4 X 4 square array. Data communication to hardware external to the array occur via the 4 external ports (top, bottom, right, and left). An additional 40-bit bus, called the data circus, is included in the processor architecture allowing the data is included in the movement around the periphery of the systolic array structure. Communication between the elements of the systolic array processing elements and the system control module is handled by a global bus called the Array Control Bus (ACB). The host computer communicates control, diagnostics and data to the APM's and IOM's via the SCM.

Arithmetic Processor Module Functional Features

Each APM is composed of 330 off-the-shelf integrated circuits and has been constructed on a 16" X 18" wire wrap circuit panel. Figure 2 identifies the major functional components of each APM and hints to the highly parallel architecture contained within each module.




Figure 2 APM Functional Diagram

The computational power of the APM resides in the ALU which is composed of a pair of 8 MHz Weitek floating point processor chips, the 1033 muliplier and the 1032 ALU. The module architecture allows both of these chips to perform simultaneous computations on separate sets of operands while communication to neighboring processing modules may also occur. This degree of parallelism is achieved by the use of 4 Weitek register file chips (1066), which is a five ported 32 location 32-bit wide scratch pad memory. Because a total of 128 (4 X 32) locations for operand storage was deemed inadequate to

support most signal processing algorithms, an additional 4K locations of single ported memory is included in this scratch pad function.

The I/O structure of the APH has been made highly parallel and reconfigurable to milow the greatest latitude for algorithm data movement. Each register file chip can be dedicated to data movement associated with each adjacent module. This allows the simultaneous movement of up to four different data packets during a single transfer interval. The data transfer occur at the same rate as the internal computational rate, namely, nanoseconds/transfer. The data is 125 network is capable of supporting a number topological configurations. characteristic of many signal processing algorithms is the need for some sort of global or broadcast data movement. Each APM can support broadcast in several different configurations. By moving data through the data flow network in a transparent mode, row, column and diagonal broadcasting is supported during a single clock cycle.

The on-board control of all the functional elements of the APH described so far originates from a microsequencer/instruction RAM. To accommodate the highly parallel nature of the APH, the instruction word contained in the RAM is 176 bits wide. The micro-sequencer accepts pointing vectors to the starting address of desired program segments via the control bus. The program flow can be modified by testing the 1/0 handshaking, the contents of the data tag byte, auxiliary mode registers, or data related arithmetic operations.

The final functional block in the APM is the diagnostics interface which allows the system host computer to load or APM memory registers interrogate and This interface is internal buses. used for such functions as down-loading instruction and data and has the additional feature of supporting initial debugging efforts and operational confidence testing/fault isolation.

Input/Qutput Module Functional Features

Each IOM is composed of 190 integrated circuits and has been constructed on a 9" X 16" wire wrap circuit panel. Figure 3 identifies the major functional components of each of 4 IOM's in the system. To minimize the complexity of programming and the hardware debug cycle, the microcode sequencer and

No Pers




Figure 3 IOM Functional Diagram

diagnostics interface are identical in The function to those used in the APM. IOM contains no data computational circuitry but is expressly designed to efficiently move data. The data flow network connects the data present at the boundary of the systolic array to the internal 4K buffer memory. The IOM internal 4K buffer memory. rates handshaking and transfer identical to the APM's th which it is connected. Each of the boundary IOM's has 2 non-systolic ports included which serve important interface funtions in the application of the array hardware. external port comes complete with . separate set of handshaking signals which allow the intelligent communication of with external hardware without data interferring with the systolic movement of data within the array itself. The data bus (data circus) allows the IOM processors to act as a distributed interface system. The registration of 104 data input and output to the array hardware with the external system hardware can be programmed into the IOM program.

System Control Module Functional Features

The SCH is composed of 140 integrated circuits and is similar in construction to the IOM's. Figure 4 identifies its functional components and its relationship to the other system components. The main function of the SCM is to convert an extension of the host computer bus (16-bits) to a format used in the ACB (65-bits). The host computer can address each The host computer can address each of the diagnostic and control registers contained in each or groups of APM's and/or IOM's. System status including arithmetic error global busy/ready, detection, or system instruction parity memory fault can be monitored by the host computer via the SCM. The incremental algorithm commands (the selection of the




Figure 4 SCM Functional Diagram

desired microcode program modules) can be directed at the hardware modules of the array. The system clock originates on the SCH board and a separate copy of the clock is sent to each system module. This clock is programmable in speed, and can be incrementally controlled and used during hardware debugging and algorithm mapping. The SCH incorporates the circuitry needed to allow data movement between the host computer and any one of the 4 external ports. This feature is included to aid in the initial mapping of the algorithm in the absence of the balance of the external system hardware.

Hardware Implementation Features

The system hardware, with the expection of the host computer, is housed in a 24" wide, 30" deep and 56" high equipment rack. A custom cardcage complete with fans was contructed which allows the mounting of the 16 APH cards in the front side of the backplane circuit card and the 10M's and SCM in the back. Due to the number of wide parallel buses and high clock speed of the array, all the systolic connectivity is contained in one 18" X 24" 10-layer circuit card. A special power distribution grid constructed from copper bar stock was attached to the backplane to accommodate the current load of the present system configuration (6500 ICs) and future enhancements up to 400 amps.

A secondary multibus cardcage has been included in the equipment cabinet to accommodate data acquisition system components and possible future use of a single board computer to replace the present IBM-AT host.

Acknowledgments

The author wishes to thank Jerry Symanski at NOSC for his many suggestions and guidance in the design of the array architecture. Additional thanks is extended to Manfred Heigl, the principal hardware design engineer and an Australian participating in the exchange scientist program with the Navy laboratory command.

References

Fig.

- 1 Kung, H.T., "Why Systolic Architectures?", Computer Magazine, IEEE Computer Society, January 1982, pp 37 - 45.
- 2. Symanski, J. J., "Implementation of matrix operations on the two-dimensional systolic array testbed" Proceedings of the SPIE International Technical Symposium, San Diego, Ca, 21-26 August 1983

ILMED

ILME